Abstract-Partial randomization dynamic element matching (DEM) was recently introduced as a promising DEM technique for low harmonic distortion digital-to-analog conversion. The DEM technique is well suited for applications such as direct digital synthesis in wireless communication systems for which low hardware complexity is essential in addition to low harmonic distortion. Previously reported simulation results demonstrate that partial randomization DEM greatly attenuates harmonic distortion resulting from static errors in the analog output levels of the DAC, while offering considerable savings in hardware compared to other DEM techniques. This paper presents the first quantitative performance analysis of partial randomization DEM. As a main result, the minimum spurious-free dynamic range provided by the digital-to-analog converter has been quantified as a function of its hardware complexity and the analog output level errors.
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I. INTRODUCTION

D
IRECT digital synthesis (DDS) has emerged as an efficient and flexible method of generating analog signals of high spectral purity [1] . A key component of a DDS system is the digital-to-analog converter (DAC), which must introduce very little harmonic distortion to honor the spectral purity of the synthesized digital signal. Unfortunately, nonideal circuit behavior in practical DAC's inevitably gives rise to DAC noise that consists largely of harmonic distortion and ultimately limits the achievable DDS performance.
Dynamic element matching (DEM) has emerged as a means of mitigating the deleterious effects of nonideal circuit behavior in DAC's by essentially causing a large portion of the DAC noise to be broken into white noise instead of harmonic distortion. Partial randomization DEM was recently introduced as a promising DEM technique for low harmonic distortion DAC's [2] . As will be shown in this paper, the technique offers a trade of spur suppression for hardware complexity.
The partial randomization DEM DAC incorporates a bank of coarse DAC's, referred to as DAC-elements, the outputs of which are summed together to yield a composite DAC. Inevitable nonideal circuit behavior results in analog output errors of the DAC elements, giving rise to DAC noise. The DAC noise can be viewed as consisting of two components, namely a component caused by the static part of the analog Manuscript output errors and a component caused by the dynamic part of the analog output errors. To the extent that the latter component is below-or can be attenuated to-the maximum allowable level of harmonic distortion for a given DAC application, a good "engineering solution" to mitigate the effects of the static analog output errors is to merely attenuate the resulting harmonic distortion to the maximum level that can be tolerated. Simulations reported in [2] indicate that partial randomization DEM can be used to achieve this result, while offering a significant reduction in hardware complexity over other DEM techniques. However, this finding was supported by simulation results only. This paper provides a rigorous analysis of the performance of partial randomization DEM. In particular, given a desired minimum spurious-free dynamic range (SFDR) and knowledge of the statistics of the static analog output errors, the analysis can be used to quantify the hardware requirement of the DEM technique for any DAC bit-resolution of interest. As an example, the theoretical results are applied in an IC fabrication yield estimation analysis of the minimum SFDR provided by the 8-bit version of the DAC.
II. ARCHITECTURE
To review the architecture of the proposed DAC, consider the example 8-bit version shown in Fig. 1 . The digital input is a sequence of unsigned 8-bit numbers less than 256. The DAC consists of three layers of digital devices, each referred to as a switching block and collectively referred to as the digital encoder, followed by an array of eight DAC-banks, each labeled , and an analog output summing node. The number of layers is referred to as the randomization index , (i.e., in Fig. 1 ) and the layers are numbered 6 through 8. Each switching block is labeled , where denotes the layer number and denotes the position of the switching block in the layer. Fig. 2 shows the functional details of the switching block . The switching block has one -bit input, twobit outputs, and an input for a random control bit . The random control bit is common to all the switching blocks in the th layer and is ideally a white random bit-sequence, statistically independent of the random control bits applied to the other layers. When is high, the MSB of the input is mapped to all bits of the top output, and the remaining bits of the input are mapped directly to the bits of the bottom output. When is low, the mappings are interchanged. This process of randomly mapping the input to the outputs is referred to as random switching. As indicated in Fig. 1 , the DAC input is assigned to the input bits through , and a zero is assigned to the input bit . Fig. 3 shows the functional details of the th DAC bank. As shown in Fig. 3(a) , the DAC bank has a 6-bit input and an analog output . It is functionally equivalent to a 5-bit conventional DAC and a 1-bit conventional DAC, with formed as the sum of the outputs of the two conventional DAC's. Notice that corresponds to the sequence with the notation in Fig. 2 , where the subscript "5" has been omitted for convenience. The DAC-bank input is interpreted as a sequence of unsigned integers in the range , formed as (1) where denotes the th bit of . As shown in Fig. 3(b) , the input to the 5-bit conventional DAC consists of the five MSB's of and is interpreted as a sequence of unsigned integers in the range . The input to the 1-bit conventional DAC is the LSB of and is interpreted as a sequence of numbers that are either zero or one. Fig. 4 shows an implementation of the DAC bank using an ladder network. Notice that the network has been modified slightly compared to the traditional architecture in that an extra switch has been introduced at the right-most resistor to implement the one-bit DAC in Fig. 3(a) . For the case of ideal circuit behavior, it is easy to verify that the node voltages satisfy (2) It follows that the binary weighted currents are given by
The output voltage is dependent upon the currents flowing through the feedback resistor such that (4) With appropriate values of , , and , (4) can be made to equal (1) or a scaled version thereof, if desired. It will shortly be considered how nonideal circuit behavior affects the performance of the DAC bank.
The 8-bit version of the proposed DAC with randomization index 3 shown in Fig. 1 can easily be modified to accommodate other bit-resolutions and/or randomization indexes. For example, another layer of switching blocks, denoted layer 5, could be added. In this case, each of the switching blocks in this layer would have 5-bit outputs, and the number of DAC banks would increase two-fold to 16. The DAC banks would each consist of a 4-bit conventional DAC and a 1-bit conventional DAC. In general, more layers require more hardware, but-as will be shown-also provide greater suppression of harmonic distortion.
The switching blocks of the digital encoder can be constructed using binary switches [2] . The binary switch is a -input -output device that simply either passes the inputs directly through to the outputs or connects the inputs to the outputs in reverse order, depending upon the value of . The hardware complexity of the digital encoder is a function of both the required number of binary switches and the required number of random control bits, and was discussed in detail in [2] . For convenience, the formulas dictating the hardware requirements of partial randomization DEM are repeated in the following. For a -bit version of the DAC with randomization index , the number of binary switches required is (5) and the number of random control bits is simply (6) Thus, the 8-bit DAC of Fig. 1 requires 46 binary switches and three random control bits.
III. PERFORMANCE DETAILS
During each sample interval, the DAC-bank output ideally equals the analog representation of its digital input . With this assumption, it was shown in [2] that interconnecting the switching blocks and DAC banks in the network of Fig. 1 results in a DAC for which (7) However, in practice, the DAC banks operate such that (8) where the are errors associated with the 33 analog output levels that arise from nonideal circuit performance. As an example of how these errors might arise, consider again an implementation of the DAC bank using an ladder network, as shown in Fig. 5 . Nonideal IC fabrication processing and nonzero ohmic switch resistance result in errors,
, of the resistor values and thus perturb the node voltages . Specifically, the node voltages deviate from their ideal values given by (2) as (9) where the are functions of the resistor errors . As a consequence, the binary weighted currents into the op-amp summing node deviate by some quantity from their ideal values given by (3) according to and where the and are time-invariant, but otherwise arbitrary, and are referred to as static DAC-element errors. Notice that (13) allows for asymmetric contributions of in (12), depending upon whether is zero or one. This form of the analog output level error accommodates for other popular architectures that can be used to realize the DAC bank, including the weighted resistor network DAC, the binary weighted current-steering DAC, and the charge scaling DAC [3] .
With nonzero static DAC-element errors, it was shown in [2] that the DAC output has the form where is a constant gain, is a dc offset, and is a conversion error term referred to as DAC noise.
A. Simulation Results
The performance of partial randomization DEM is demonstrated in Fig. 6 with simulation results of an example 8-bit version of the proposed DAC. The DAC banks were each simulated as an ladder network with . The resistor errors were chosen as samples of independent, normally distributed random variables with standard deviation % relative to the nominal resistor values. Thus, the static DAC-element errors satisfied and with given by (11). It should be emphasized that this particular choice of static DAC-element errors was made for simulation purposes only; the theoretical results developed in this paper do not depend upon any specific statistical distribution or correlation properties of the static DAC-element errors.
Each graph in Fig. 6 shows the simulated power spectral density (PSD) of in decibels relative to , where , when driving the DAC by a dithered and dc offset sinusoid. Specifically, was formed by adding dither to the sequence , where , , and , and then quantizing the result to 8 bits. The dither added to the sinusoidal input was a white sequence with a triangular probability density function supported on ( 1, 1), so the quantization error was white noise [4] . As is evident from the numerous spurs distributed across the spectrum in Fig. 6(b) , quite severe harmonic distortion results from the static DAC-element errors with only one layer of random switching. With the particular choice of static DAC-element errors used for the plots of Fig. 6 , the maximum-amplitude spur occurs at a frequency of approximately 2.8 radians and has power 58.1 dB below the power of the desired sinusoidal signal. Thus, the SFDR provided by the DAC of this example is 58.1 dB. The simulation results of Fig. 6 (c) and (d) indicate that the SFDR increases as the randomization index increases; the SFDR provided by the DAC in Fig. 6(c) is 64.7 dB, whereas the SFDR provided by the DAC in Fig. 6(d) is 84.6 dB. Additional simulations using other sinusoid frequencies yield similar findings. Additional details of the simulation results are as follows. The PSD's were each estimated by averaging 16 length-2 periodograms [5] . The frequency scales were normalized such that corresponds to half the clock rate of the DAC.
B. Performance Equations
A complete theoretical analysis of partial randomization DEM is given in the appendixes. For the purpose of comparing simulation results and theory, this section presents the main results of the analysis.
Consider a -bit version of the proposed DAC architecture with randomization index , i.e., with random switching in layers . Let be a deterministic input sequence and let denote the th bit of . In accordance with the usual definitions, let the time-average means of , and be defined as and respectively, and let the time-average autocorrelation of be defined as
The time-average autocorrelation of is defined analogously with replaced by in the above definition. The two main theoretical results of this paper can now be stated as follows.
Result 1: The DAC output can be written in the form (14) where (15) is a zero-mean, white random process of the form (16) is a zero-mean, white sequence uncorrelated with , and is a deterministic sequence of the form
Appendix A provides formulas for the constants and in (14) and develops expressions for in (16) and in (17). For now, it suffices to know that the constant coefficients depend only upon the static DAC-element errors.
Result 2: If and exist, then
with probability 1, where
and (20) In (18), is the sequence resulting from lumping and together, i.e.,
Appendix B provides formulas for the constant coefficients and in (20). For now, it suffices to know that these coefficients depend only upon the static DAC-element errors. It must be mentioned that Result 1 and Result 2 are independent of the underlying statistical distribution or any correlation properties of the static DAC-element errors.
C. Comparison of Simulation and Theory
To summarize, (14)-(17) imply that consists of a scaled version of , a dc offset, and DAC noise , which consists of the sum of white noise and a signal-dependent component . Thus, accounts for all spurious tones present in , and, as can be seen from (17), the tones result from a linear combination of the input-bits through . Given knowledge of and the static DACelement errors, these equations fully quantify all harmonic distortion present in . The validity of the detailed knowledge of the spurious content of implied by Result 1 can be demonstrated by computer simulation. As an example, each plot in Fig. 7 shows the simulated PSD relative to of selected signals of the example 8-bit DAC used for Fig. 6(d) . The DAC was driven by the same dithered and dc-offset sinusoid, and the randomization index was fixed at three. Fig. 7(a) shows the sequence . As expected from (14), the resulting sequence appears to consist of a scaled version of , white noise, and spurious tones. Fig. 7(b) shows formed as the sequence
, and it appears to consist of white noise and spurious tones. Fig. 7(c) shows formed as the sequence , where is given by (17). As expected, appears to be a zero-mean, white noise random process. Fig. 7(d) shows the corresponding as computed using (17). Notice that superimposing the results of 
D. An Interpretation of the Performance Equations
The theoretical results presented above are used in the following to develop a simple expression for the guaranteed minimum SFDR resulting from partial randomization DEM. A few definitions helpful in this development are first presented. Let denote the set of indexes in (17) such that , i.e.,
and let be the set of indexes in (17) such that , i.e.,
Let denote the sum of all positive , i.e.,
let denote the sum of all negative , i.e., and let denote half the difference of and , i.e.,
Parseval's relation implies that the power of equals the sum of the powers of the distinct spurs occurring in the PSD of . Thus, worst-case SFDR performance occurs when the power of is at maximum and it consists of as few distinct spurs as possible. Since is real, its PSD is symmetric, and the minimum number of distinct spurs is two, corresponding to nonzero frequencies and . Since , it follows from (17) that . Thus, worst-case total spur power is , and the power of each spur is bounded by . The amplitude of the signal component of for a maximum-amplitude sinusoidal input signal is . It follows that the DAC provides an SFDR of at least . Stating this result in debicels yields
Minimum SFDR dB (27)
IV. IC FABRICATION YIELD ESTIMATION
With knowledge-or an assumption-of the statistical distribution of the static DAC-element errors, (20) allows for an IC fabrication yield estimation of the minimum SFDR provided by the DAC. The IC fabrication yield estimation procedure presented in the following was first introduced in [6] and is based upon the idea of computing a large number of samples of the parameter of interest for a given level of static DAC-element errors, thereby employing the law of large numbers to generate data that closely resemble the corresponding statistical distribution of the parameter.
An example IC fabrication yield estimation of the minimum SFDR computed using (27) and its supporting equations is shown in Fig. 8 . Specifically, the figure shows the minimum SFDR for the 8-bit version of the DAC implemented using ladder network DAC banks with normally distributed resistor errors of standard deviation ranging from 0.05% to 2%, and randomization index ranging from one to seven. Fig. 8(a)-(d) shows the smallest of the largest 5%, 35%, 65%, and 95% values, respectively. Each plot was based The resistor errors were normally distributed of standard deviation ranging from 0.05% to 2%, and the randomization index ranged from one to seven.
The smallest of the largest (a) 5%, (b) 35%, (c) 65%, and (d) 95% values are plotted.
upon 10 calculated values. For example, with % and randomization index three, Fig. 8(a) predicts that merely 5% of all 8-bit DAC's provide at least 81.0 dB SFDR, while Fig. 8(d) predicts that 95% of all 8-bit DAC's provide at least 65.7 dB SFDR. Thus, 90% of all 8-bit DAC's with randomization index three fabricated in a VLSI process resulting in normally distributed resistor errors with standard deviation % satisfy dB Minimum SFDR dB (28) An interesting conclusion to be drawn from Fig. 8 is that the estimated minimum SFDR increases by approximately 10 dB per unit increment of the randomization index, independent of the standard deviation of the resistor errors. Additional computations suggest that this conclusion generalizes to DAC's of any bit-resolution of interest. It should be mentioned that in the special case of full randomization DEM [2] , i.e., with random switching in all eight layers, the DAC noise is fully uncorrelated with . Harmonic distortion is therefore completely eliminated and the DAC-in principle-provides an infinite SFDR. Thus, the 10-dB increase of the minimum SFDR per increment of the randomization index does not apply in the case of incrementing the number of random layers from seven to eight.
At first glance, the above estimates for the minimum SFDR achievable with partial randomization DEM may seem overly conservative given that the example 8-bit DAC used for the plots of Fig. 6 achieved an SFDR of 84.6 dB with randomization index three. Recall, however, that the IC fabrication yield estimation represents worst-case performance, where it is assumed that all power in is lumped into two spurs occurring at frequencies and . When driving the DAC by a (dithered) sinusoid, typically many spurs occur in the PSD of , as observed in Fig. 9(a) , which is Fig. 6 (b) repeated here for convenience. The occurrence of numerous spurs results in decreased power of the maximum-amplitude spur-and thus an increased SFDR-relative to worst-case performance. Fig. 9(b) shows the PSD of of the same 8-bit DAC used for the plot of Fig. 9(a) , but driven by a sequence chosen such that the resulting PSD of consists of only two spurs. In this case, the maximum-amplitude spur has power 75.1 dB relative to , in support of (28).
V. CONCLUSION
A detailed analysis of partial randomization DEM originally proposed in [2] has been presented. It was demonstrated using simulation results and shown with theory that harmonic distortion resulting from the static DAC-element errors is increasingly suppressed as the randomization index is increased. Specifically, it was observed that when implementing the DAC banks using ladder networks with normally distributed resistor errors, the estimated minimum SFDR increases by approximately 10 dB per increment of the randomization index, independent of the particular DAC bit-resolution.
An IC fabrication yield estimation of the minimum SFDR has been presented that, given knowledge of the statistics of the static DAC-element errors, can be used in the design of a DAC with minimum hardware complexity while still providing the SFDR required for a given application.
Harmonic distortion resulting from inevitable nonideal circuit behavior such as clock-skew, nonlinear settling, and finite slew-rates has not been considered in this paper. Such nonideal circuit behavior is typically quite implementationdependent, and research to quantify and mitigate its effects must likely be performed on a case-by-case basis. However, as has been shown, using partial randomization DEM, the harmonic distortion resulting from static DAC-element errors can be attenuated to the level of inevitable harmonic distortion, independent of the particular circuit technology.
APPENDIX A
The purpose of this appendix is to verify the form of the DAC output as stated by Result 1 of Section III.
1) Claim A: Consider a -bit version of the proposed DAC architecture with randomization index , , i.e., with random switching in layers . In this case, the DAC banks consist of a -bit conventional DAC and a 1-bit conventional DAC. Suppose that the analog output level error of the th DAC bank is of the form given by the generalized versions of (12) and (13). Let be a deterministic input sequence and let denote the th bit of . The output of the DAC can then be written in the form In (32) and (35),
The above results do not depend upon any particular form or statistical properties of the static DAC-element errors. Proof: To prove Claim A, several of the theoretical results developed in [2] will be used. For convenience, these are repeated in the following.
2) Results for Full Randomization DEM For a -bit version of the DAC architecture with full randomization DEM, the output of the DAC can be written in the form (39) where (40) ( 41) and is a zero-mean, white random process of the form (42) In (42), each is a zero-mean, white random process of the form (43) where (44) and (45) The above results do not depend upon any particular form or statistical properties of the static DAC-element errors.
As explained in [2] , partial randomization DEM with randomization index is equivalent to full randomization DEM with the restriction that for (46) so that the layers 1 through can be eliminated and substituted with an array of DAC banks, each consisting of a -bit conventional DAC and a 1-bit conventional DAC. Specifically, since the static DAC-element errors of full randomization DEM are denoted and , the restriction (46) implies that the th DAC bank operates according to (12) and (13) Again, applying the definition of statistical expectation-and accounting for the factor of two occurring in (55)-verifies the result asserted in (54).
APPENDIX C
The purpose of this appendix is to verify the time-average properties of the DAC output as stated in Result 2 of Section III.
1) Claim C: If and exist, then is given by (19), (20), and (21) with probability one. In (20), and are given by (53) and (54), respectively. Proof: From Claim A and (21) it follows that The statistical autocorrelation of can then be written in the form It is easy to verify that if and exist, then and exist, since and the are finite. Arguments fully identical to those presented for the corresponding result in [2] can then be used to establish Claim C.
